ETSEC ETHERNET DRIVER

Ask a related question Ask a new question. If you have further questions related to this thread, you may click "Ask a related question" below. Home Questions Tags Users Unanswered. Menu Search through millions of questions and answers User. In reply to Ross Pimentel: Go to Support forums.

Uploader:	Gardakazahn
Date Added:	14 March 2016
File Size:	29.60 Mb
Operating Systems:	Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads:	8943
Price:	Free* [*Free Regsitration Required]

MAC does not have a reverse loopback capability.

P1020/P1011 Ethernet (eTSEC) Specific FAQs

Post Your Answer Discard By clicking "Post Your Answer", you acknowledge that you have read our updated terms of service ettsec, privacy policy and cookie policyand that your continued use of the website is subject to these policies. But we did not observe any improvement. Register 0x37 bit[0] becomes 1 independent of register 0x31 bit[7] value.

Then we made the following modifications in the circuitry according to the revised version March of DP One thing to note is that the eysec divider formed by C and C should be connected ethernef shown in the datasheet Clock In XI Recommendation section.

In reply to Ross Pimentel: Unfortunately we don't have an analyzer, so we don't know the content of the data. I want to know what files i should change in order for linux to work in this new condition. Sep 8, What link partner are you using? No license, either express or implied, by estoppel or otherwise, is granted by TI. Hi Asil, Can you confirm that the capacitor divider in your schematic was replaced with the correct configuration described in the datasheet?

These basic switches do not have any configuration interface and they are connected to Cisco Catalyst CX series ethernnet switch.

Linux source code: drivers/net/ethernet/freescale/gianfar.c (v) - Bootlin

Do I have to set bit[7] of register 0x31 to 0? Sign up using Facebook. Sep 11, 9: If you have a related question, please click the " Ask a related question " button in the top right corner.

In reply to Rob Rodrigues: In reply to Rob Rodrigues:. In general, my first read attempts to read register 0x37 results in 0x3 but next reads return 0x1 value after some point. Hi Asil, From your schematic, I do not see a large problem.

MPC8541 Ethernet (eTSEC) Specific FAQs

All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. Aug 9, 7: Content on this site may contain or be subject to specific guidelines or limitations on use.

I don't know if this temporary case has a correlation between MDI autonegotiation completion. Sign up using Email and Password. In our tests we observed that in far end reverse loopback mode, we successfully received transmitted packages. This thread has been locked.

Re: [Qemu-ppc] [PATCH 2/2] Add Enhanced Three-Speed Ethernet Controller

Register 0x31 bit7 is set to eysec Mentions Tags More Cancel. Go to Support forums. We are glad that we were able to resolve this issue, and will now proceed to close this thread. In reverse loopback mode test, transmitted packages are successfully received back at the link partner. If you have further questions related to this thread, you may click "Ask a related question" below. Due to the holidays, responses may be delayed.